

DTMOS BASED LOW POWER LOW VOLTAGE INDUCTANCE SIMULATOR

Mustafa KONAL¹**Firat KACAR¹**

¹*Department of Electrical and Electronics Engineering, Istanbul University, Istanbul, Turkey
{mustafa.konal, fkacar}@istanbul.edu.tr*

Abstract

In this paper, a low voltage and low power inductance simulator based on dynamic threshold voltage MOS transistors is proposed. The proposed inductance simulator circuit is operating at 0.15 V power supply and due to the use of DTMOS transistors, the power consumption of the circuit has been reduced considerably compared to the conventional circuit as 7.65 μ W. Also a band-pass filter structure is presented as an application of the proposed inductance simulator. The simulations of the inductance simulator and band-pass filter are performed with LTSPICE using 0.18 μ m TSMC CMOS process. The simulation results are given to confirm of the theoretical analysis.

Keywords: DTMOS, inductance simulator, low voltage, low power.

INTRODUCTION

Passive spiral inductors are used in a wide range of application in RF systems such as filtering, impedance matching, phase shifting, biasing, designing oscillators etc. However, on-chip inductors realized by passive spiral inductors have some disadvantages such as large silicon area, low quality factor and limited inductance value. For these reasons, MOS transistor based inductance simulators are mostly used instead of passive spiral inductors. CMOS inductance simulators provide the advantages as small chip area, high quality factor, tunability, large inductance value, low noise and power consumption [1]. Also, power consumption can be further reduced by using DTMOS.

In the technical literature, there are several inductance simulators using CMOS based active elements such as dual-X second-generation current conveyor (DXCCII) [2]-[3], current feedback operational amplifier (CFOA) [4], current differencing transconductance amplifier (CDTA) [5], differential difference current conveyor (DDCC) [6], voltage differencing buffer amplifier (VDBA) [7]-[9], voltage differencing current conveyor (VDCC) [10], Z-Copy voltage differencing transconductance amplifier (ZC-VDTA) [11],

second generation differential current conveyor (DCCII) [12], operational transresistance amplifier (OTRA) [13], current differencing current conveyor (CDCC) [14], voltage differencing transconductance amplifier (VDTA) [15], voltage differencing inverting buffered amplifier (VDIBA) [16] have been proposed. Likewise, inductance simulators using MOS transistors and passive components [17]-[18] and only MOS inductance simulators [19]-[20] have been reported.

The goal of this paper is to present a low voltage, low power inductance simulator. Only two DTMOS transistors and one biasing current are used to realize the proposed circuit. Thanks to using DTMOS transistors, the power consumption of the circuit is lower. Also, a second order band pass filter structure is proposed in order to verify the versatility of using inductance simulator. Proposed DTMOS based inductance simulator and band pass filter structures are simulated in LTSPICE by using 0.18 μ m TSMC CMOS process.

DTMOS BASED INDUCTANCE SIMULATOR

Assaderaghi and others proposed the Dynamic Threshold voltage MOSFET

(DTMOS) to extend the lower bound of power supply to ultra-low voltages [21]. Their proposed DTMOS has a high threshold voltage at zero bias and low threshold voltage at $V_{gs}=V_{dd}$. The body terminal of the transistor is tied to gate terminal to generate the DTMOS transistor. DTMOS was proposed for obtaining excellent subthreshold characteristics at ultra-low V_{dd} [22]–[23]. Although PMOS transistors can be connected easily as DTMOS transistor, NMOS transistors require triple-well process which is very expensive processes to produce DTMOS transistor with their own wells. Only PMOS transistors are used as a DTMOS in this study. The transistors in this circuit are biased in weak inversion where a MOS transistor's drain current is given by

$$I_D = I_s \left(\frac{W}{L} \right) \exp \left(q \frac{V_{GS} - V_{TH}}{nkT} \right) \left[1 - \exp \left(-q \frac{V_{DS}}{kT} \right) \right] \quad (1)$$

If $V_{DS} \geq 3kT/q$, strong inversion operation and high frequency applications are not possible using this circuit because the transistor will saturate in weak inversion [23]. The transconductance g_m is described by

$$g_m = q \frac{I_D}{nkT} \quad (2)$$

The circuit symbol of DTMOS transistor is shown in Fig. 1 [24]. The proposed DTMOS based inductance simulator is shown in Fig. 2. A dynamic threshold technique is applied in both of the transistors M_1 and M_2 .




Fig. 1. DTMOS transistor and its circuit symbol [24].




Fig. 2. The proposed DTMOS based inductance simulator.

The proposed inductance simulator given in Fig. 2 is simulated with LTSPICE using 0.18 μm TSMC CMOS process with 0.15 V supply voltage. The dimensions of the transistors are chosen as $W_1/L_1=72/0.45 \mu\text{m}$ and $W_2/L_2=44/0.45 \mu\text{m}$. The terminal V_{b1} is used to provide DC voltage bias for transistor M_2 as -0.48 V and the value of the biasing current I_{B1} is taken as $60 \mu\text{A}$. The power consumption of the proposed inductance simulator has decreased due to the use of DTMOS transistors. Reduction in the power supply and power consumption are useful for low power applications.

The simulated frequency responses of the proposed inductance simulator is shown in Fig. 3. The inductance value of the inductance simulator is 320 nH and it can be used between 20 MHz to 400 MHz frequency range.






Fig. 3. Frequency responses of the proposed inductance simulator.

The performance of the proposed DTMOS based inductance simulator is demonstrated in an example of second order band-pass filter structure as shown in Fig. 4. For the presented band-pass filter, the passive components are selected as $R_1=500 \Omega$ and $C_1=3.95 \text{ pF}$ and $L_{eq1}=320 \text{ nH}$, which is the inductance value of the proposed inductance simulator given in Fig. 2. The center frequency of the filters are calculated as $f_0=150 \text{ MHz}$. Both ideal and simulated second order band-pass filter frequency responses are shown in Fig. 5. It can be seen that the frequency responses of ideal and inductor simulator based filters are in a good agreement.



(a)



(b)

Fig. 4. Second order band pass filter structures (a) Ideal filter (b) Inductance simulator based filter.





Fig. 5. Frequency responses of the band pass filters (a) Gain (b) Phase.

CONCLUSION

In this paper a DTMOS based inductance simulator is presented. It contains two DTMOS transistors and one biasing current. Passive components are not used in the proposed inductance simulator so it is attractive for integrated circuit implementations. Also, the inductance simulator provides advantages as low power supply and power consumption. In order to verify the practicality of using inductance simulator in RF filters, a second order band pass filter structure is designed. The simulation results of the inductance simulator and band pass filter are demonstrated with LTSPICE using TSMC $0.18 \mu\text{m}$ CMOS process. The simulation results agree well with the theoretical analysis.

REFERENCE

- [1] F. Yuan, CMOS Active Inductors and Transformers: Principle, Implementation, and Applications (Springer Science & Business Media, New York, 2008).
- [2] F. Kacar and A. Yesil, Novel grounded parallel inductance simulators realization using a minimum number of active and passive components, *Microelectron. J.* 41 (2010) 632–638, doi: 10.1016/j.mejo.2010.06.011.
- [3] I. Myderrizi, S. Minaei and E. Yuce, DXCCII-based grounded inductance simulators and filter applications, *Microelectron. J.* 42 (2011) 1074–1081, doi: 10.1016/j.mejo.2011.06.008.
- [4] F. Kacar and H. Kuntman, CFOA-based lossless and lossy inductance simulators, *Radioengineering* 20 (2011) 627–631.
- [5] D. Prasad, D. R. Bhaskar and A. K. Singh, New Grounded and Floating Simulated Inductance Circuits using Current Differencing Transconductance Amplifiers, *Radioengineering* 19 (2010) 194-198.
- [6] M. A. Ibrahim, S. Minaei, E. Yuce, N. Herencsar and J. Koton, Lossy/Lossless Floating/Grounded Inductance Simulation Using One DDCC, *Radioengineering* 21 (2012) 3-10.
- [7] A. Yesil, F. Kacar, and K. Gurkan, Lossless grounded inductance simulator employing single VDBA and its experimental band-pass filter application, *AEU-International Journal of Electronics and Communications* 68 (2014) 143-150, doi:10.1016/j.aeue.2013.07.016.
- [8] O. Channumsin, J. Pimpol, C. Thongsopa, and W. Tangsrirat, VDBA-based floating inductance simulator with a grounded capacitor, In *Information Technology and Electrical Engineering (ICITEE)*, 2015 7th International Conference on (pp. 114-117). IEEE.
- [9] T. Pukkalanun, N. Roongmuanpha, and W. Tangsrirat, Variable Lossy Series Inductance Simulator Using Single Voltage Differencing Buffered Amplifier (VDBA), In *Proceedings of the International MultiConference of Engineers and Computer Scientists (2017)*, Vol. 2.
- [10] F. Kacar, A. Yesil, S. Minaei and H. Kuntman, Positive/negative lossy/lossless grounded inductance simulators employing single VDCC and only two passive elements, *AEU-International Journal of Electronics and Communications* 68 (2014) 73-78, doi:10.1016/j.aeue.2013.08.020.
- [11] A. Guney, and H. Kuntman, New floating inductance simulator employing a single ZC-VDTA and one grounded capacitor, In *Design & Technology of Integrated Systems In Nanoscale Era (DTIS)*, 2014 9th IEEE International Conference On (pp. 1-2). IEEE.
- [12] B. Metin, N. Herencsar, J. Koton, and J. W. Horng, DCCII-based novel lossless grounded inductance simulators with no element matching constrains, *Radioeng J*, 23 (2014), 532-4538.
- [13] R. Pandey, N. Pandey, S. K. Paul, A. Singh, B. Sriram, and K. Trivedi, Novel grounded inductance simulator using single OTRA, *International Journal of Circuit Theory and Applications* 42 (2014) 1069-1079, doi:10.1002/cta.1905.
- [14] F Kaçar, H. Kuntman, and A. Kuntman, Grounded inductance simulator topologies realization with single current differencing current conveyor, In *Circuit Theory and Design (ECCTD)*, 2015 European Conference on (pp. 1-4). IEEE.
- [15] M. Srivastava, D. Prasad, and D. R. Bhaskar, New electronically tunable grounded inductor simulator employing single VDTA and one grounded capacitor, *Journal of Engineering Science and Technology*, 12(1) (2017), 113-126.
- [16] W. Tangsrirat, Synthetic Grounded Lossy Inductance Simulators Using Single VDIBA. *IETE Journal of Research*, 63(1) (2017), 134-141.
- [17] S. Saad, M. Mhiri, A. B. Hammadi and K. Besbes, A New Low-power, High-Q, Wide Tunable CMOS Active Inductor for RF Applications, *IETE Journal of Research* 62 (2016) 265-273, doi:10.1080/03772063.2015.1117952.
- [18] H. U. Uyanik and N. Tarim, Compact low voltage high-Q CMOS active inductor suitable for RF applications, *Analog Integrated Circuits and Signal Processing*, 51 (2007) 191-194, doi:10.1007/s10470-007-9065-5.
- [19] Konal, M., & Kacar, F. (2017). MOS Only Grounded Active Inductor Circuits and Their Filter Applications. *Journal of Circuits, Systems and Computers*, 26(06), 1750098.
- [20] A. Thanachayanont and S. S. Ngow, Low voltage high-Q VHF CMOS transistor-only active inductor, *Proceedings IEEE International Midwest Symposium on Circuits and Systems*, Vol. 3, 2002, pp. 552–555.
- [21] Assaderaghi, F., Sinitsky, D., Parke, S. A., Bokor, J., Ko, P. K., & Hu, C. (1997). Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI. *IEEE Transactions on Electron Devices*, 44(3), 414-422.
- [22] F. Assaderaghi, D. Sinitsky, S. Parke, J. Bokor, and P. K. Ko, A dynamic threshold

voltage MOSFET (DTMOS) for ultra-low voltage operation, Proc. 1994 IEEE Int. Electron Devices Meet., pp. 809–812, 1994.

[23] F. Assaderaghi, DTMOS: its derivatives and variations, and their potential applications,

ICM 2000. Proc. 12th Int. Conf. Microelectron. (IEEE Cat. No.00EX453), pp. 9–10, 2000.

[24] A. Uygur and H. Kuntman, VDTA Design and Its Application to EEG Data Processing, Radioengineering, vol. 22, no. 2, pp. 458–466, 2013.